FFT Radix-2 and Radix-4 FPGA Acceleration Techniques Using HLS and HDL for Digital Communication Systems - ENSTA Bretagne - École nationale supérieure de techniques avancées Bretagne Accéder directement au contenu
Communication Dans Un Congrès Année :

FFT Radix-2 and Radix-4 FPGA Acceleration Techniques Using HLS and HDL for Digital Communication Systems

Résumé

Fast Fourier Transform (FFT) is generally implemented on reconfigurable hardware in several signal processing or digital communication applications. It can be considered the most time and resource consuming operations due to the need of complex operations. The main of this manuscript is to investigate the contribution of High Level Synthesis (HLS) techniques on the implementation of real time FFT algorithms using field programmable gate arrays (FPGAs). In particular, this study focuses on communication systems incorporating filter-based-multicarrier modulations (FBMC), a promising candidate for the 5G technology. In order to evaluate the contribution of HLS, we implemented and tested various combinations such as: 8 and 16 points radix-2 and radix-4 FFT using finite precision, HLS tools and HDL while prompting parallelization, pipelining and hardware reuse architectures.
Fichier non déposé

Dates et versions

hal-01936699 , version 1 (27-11-2018)

Identifiants

  • HAL Id : hal-01936699 , version 1

Citer

Ghattas Akkad, Ali Mansour, Elhassan Boudaia, Frédéric Le Roy, Mohamad Najem. FFT Radix-2 and Radix-4 FPGA Acceleration Techniques Using HLS and HDL for Digital Communication Systems. IEEE International Multidisciplinary Conference on Engineering Technology, (IMCET 2018), Nov 2018, Beirut, Lebanon. ⟨hal-01936699⟩
61 Consultations
0 Téléchargements

Partager

Gmail Facebook Twitter LinkedIn More